



**BUREAU  
VERITAS**

# Certificate of compliance

**Applicant:** SMA Solar Technology AG  
Sonnenallee 1  
34266 Niestetal  
Germany

**Product:** Grid-tied photovoltaic (PV) inverter

**Model:** STP3.0-3AV-40  
STP4.0-3AV-40  
STP5.0-3AV-40  
STP6.0-3AV-40

## Use in accordance with regulations:

Automatic disconnection device with three-phase mains surveillance in accordance with Engineering Recommendation G83/2 for photovoltaic systems with a three-phase parallel coupling via an inverter in the public mains supply. The automatic disconnection device is an integral part of the aforementioned inverter. This serves as a replacement for the disconnection device with isolating function that can access the distribution network provider at any time.

## Applied rules and standards:

### Engineering Recommendation G83/2:2012, G83/2-1:2018

Recommendations for the Connection of Type Tested Small-scale Embedded Generators (Up to 16A per Phase) in Parallel with Low-Voltage Distribution Systems

### DIN V VDE V 0126-1-1:2006-02 (Functional safety)

Automatic disconnection device between a generator and the public low-voltage grid

The STP3.0-3AV-40, STP4.0-3AV-40, STP5.0-3AV-40 and STP6.0-3AV-40 are rated <16A per phase and <= 50kW (3 phase). The default values for "Small Power Stations" on the low-voltage grid were verified.

At the time of issue of this certificate the safety concept of an aforementioned representative product corresponds to the valid safety specifications for the specified use in accordance with regulations.

**Report number:** PVUKL171108C05\_1  
**Certificate number:** U18-0469  
**Date of issue:** 2018-08-17



**Certification body**

Holger Schaffer

Certification body of Bureau Veritas Consumer Products Services Germany GmbH  
Accredited according to DIN EN ISO/IEC 17065



**Appendix 4 Type Verification Test Report**

Extract from test report according the Engineering Recommendation G83/2

Nr. PVUKL171108C05\_1

Type Approval and declaration of compliance with the requirements of Engineering Recommendation G83/2.				
<b>Manufacturer / applicant:</b>	SMA Solar Technology AG X Sonnenallee 1 34266 Niestetal Germany			
<b>SSEG Type</b>	Grid-tied photovoltaic inverter			
<b>Rated values</b>	STP3.0-3AV-40	STP4.0-3AV-40	STP5.0-3AV-40	STP6.0-3AV-40
<b>Maximum rated capacity</b>	3 kW	4 kW	5 kW	6 kW
<b>Rated voltage</b>	230V	230V	230V	230V
<b>Firmware version</b>	from V2.10			
<b>Measurement period:</b>	2017-11-08 to 2017-12-22; 2018-06-10 to 2018-08-13			
<b>Description of the structure of the power generation unit:</b>				
The input and output are protected by Varistors to Earth. The unit is providing EMC filtering at the output toward mains. The unit does provide galvanic separation from input to output (transformer). The output is switched off redundant by the high power switching bridge and a relay in series. This assures that the opening of the output circuit will also operate in case of one error.				

**Appendix 4 Type Verification Test Report**

Extract from test report according the Engineering Recommendation G83/2

Nr. PVUKL171108C05\_1

Protection. Voltage tests.						
The requirement is specified in section 5.3.1, test procedure in Annex A or B 1.3.2						
Phase 1						
Function	Setting		Trip test		No trip test	
	Voltage	Time delay	Voltage	Time delay	Voltage / time	Confirm no trip
U/V stage 1	200,1V	2,5s	201,1V	2,538s	204,1V / 3,5s	No trip
U/V stage 2	184V	0,5s	185,2V	0,542s	188V / 2,48s	No trip
					180V / 0,48s	No trip
O/V stage 1	262,2V	1,0s	263,9V	1,055s	258,2V 2,0s	No trip
O/V stage 2	273,7V	0,5s	275,4V	0,536s	269,7V 0,98s	No trip
					277,7V 0,48s	No trip
Note for Voltage tests the Voltage required to trip is the setting $\pm 3,45V$ . The time delay can be measured at a larger deviation than the minimum required to operate the protection. The No trip tests need to be carried out at the setting $\pm 4V$ and for the relevant times as shown in the table above to ensure that the protection will not trip in error.						

Protection. Voltage tests.						
The requirement is specified in section 5.3.1, test procedure in Annex A or B 1.3.2						
Phase 2						
Function	Setting		Trip test		No trip test	
	Voltage	Time delay	Voltage	Time delay	Voltage / time	Confirm no trip
U/V stage 1	200,1V	2,5s	201,4V	2,528s	204,1V / 3,5s	No trip
U/V stage 2	184V	0,5s	185,2V	0,531s	188V / 2,48s	No trip
					180V / 0,48s	No trip
O/V stage 1	262,2V	1,0s	264,4V	1,060s	258,2V 2,0s	No trip
O/V stage 2	273,7V	0,5s	275,8V	0,540s	269,7V 0,98s	No trip
					277,7V 0,48s	No trip
Note for Voltage tests the Voltage required to trip is the setting $\pm 3,45V$ . The time delay can be measured at a larger deviation than the minimum required to operate the protection. The No trip tests need to be carried out at the setting $\pm 4V$ and for the relevant times as shown in the table above to ensure that the protection will not trip in error.						

**Appendix 4 Type Verification Test Report**

Extract from test report according the Engineering Recommendation G83/2

Nr. PVUKL171108C05\_1

Protection. Voltage tests.						
The requirement is specified in section 5.3.1, test procedure in Annex A or B 1.3.2						
Phase 3						
Function	Setting		Trip test		No trip test	
	Voltage	Time delay	Voltage	Time delay	Voltage / time	Confirm no trip
U/V stage 1	200,1V	2,5s	201,1V	2,548s	204,1V / 3,5s	No trip
U/V stage 2	184V	0,5s	185,2V	0,536s	188V / 2,48s	No trip
					180V / 0,48s	No trip
O/V stage 1	262,2V	1,0s	264,0V	1,068s	258.2V 2,0s	No trip
O/V stage 2	273,7V	0,5s	275,4V	0,534s	269,7V 0,98s	No trip
					277,7V 0,48s	No trip
Note for Voltage tests the Voltage required to trip is the setting $\pm 3,45V$ . The time delay can be measured at a larger deviation than the minimum required to operate the protection. The No trip tests need to be carried out at the setting $\pm 4V$ and for the relevant times as shown in the table above to ensure that the protection will not trip in error.						

Protection. Frequency tests.						
The requirement is specified in section 5.3.1, test procedure in Annex A or B 1.3.3						
Function	Setting		Trip test		No trip test	
	Frequency	Time delay	Frequency	Time delay	Frequency / time	Confirm no trip
U/F stage 1	47,5Hz	20s	47,49Hz	20,095s	47,7Hz / 25s	No trip
U/F stage 2	47Hz	0,5s	47,00Hz	0,587s	47,2Hz / 19,98s	No trip
					46,8Hz / 0,48s	No trip
O/F stage 1	51,5Hz	90s	51,52Hz	90,107s	51,3Hz / 95s	No trip
O/F stage 2	52Hz	0,5s	52,01Hz	0,583s	51,8Hz / 89,98s	No trip
					52,2Hz / 0,48s	No trip
Note for Frequency Trip tests the Frequency required to trip is the setting $\pm 0,1Hz$ . In order to measure the time delay a larger deviation than the minimum required to operate the projection can be used. The "No-trip tests" need to be carried out at the setting $\pm 0,2Hz$ and for the relevant times as shown in the table above to ensure that the protection will not trip in error.						

**Appendix 4 Type Verification Test Report**

Extract from test report according the Engineering Recommendation G83/2

Nr. PVUKL171108C05\_1

<b>Protection. Loss of Mains. BS EN 62116.</b>						
<b>The requirement is specified in section 5.3.2, test procedure in Annex A or B 1.3.4</b>						
<b>Balancing load on islanded network</b>	33% of -5% Q Test 22	66% of -5% Q Test 12	100% of -5% P Test 5	33% of +5% Q Test 31	66% of +5% Q Test 21	100% of +5% P Test 10
<b>Trip time. Ph1 fuse removed</b>	0,128s	0,138s	0,169s	0,114s	0,108s	0,142s
<b>Trip time. Ph2 fuse removed</b>	0,128s	0,138s	0,169s	0,114s	0,108s	0,142s
<b>Trip time. Ph3 fuse removed</b>	0,128s	0,138s	0,169s	0,114s	0,108s	0,142s

<b>Protection. Re-connection timer.</b>					
<b>The requirement is specified in section 5.3.4 Automatic Reconnection, test procedure in Annex A or B 1.3.5</b>					
Test should prove that the reconnection sequence starts after a minimum delay of 20 seconds for restoration of voltage and frequency to within the stage 1 settings of table 1.					
<b>Voltage</b>					
<b>Time delay setting</b>		<b>Measured delay</b>			
20s		64,6s			
<b>Frequency</b>					
<b>Time delay setting</b>		<b>Measured delay</b>			
20s		64s			
		Checks on no reconnection when voltage or frequency is brought to just outside stage 1 limits of table 1.			
		At 266,2V	At 196,1V	At 47,4Hz	At 51,6Hz
<b>Confirmation that the SSEG does not re-connect.</b>	No reconnection	No reconnection	No reconnection	No reconnection	

<b>Protection. Frequency change, Stability test.</b>				
<b>The requirement is specified in section 5.3.3, test procedure in Annex A or B 1.3.6</b>				
<b>G83/2:2012</b>	<b>Start Frequency</b>	<b>Change</b>	<b>End Frequency</b>	<b>Confirm no trip</b>
<b>Positive Vector Shift</b>	49,5Hz	+9 degrees		No trip
<b>Negative Vector Shift</b>	50,5Hz	- 9 degrees		No trip
<b>Positive Frequency drift</b>	49,5Hz	+0,19Hz/sec	51,5Hz	No trip
<b>Negative Frequency drift</b>	50,5Hz	-0,19Hz/sec	47,5Hz	No trip
<b>G83/2:2018</b>	<b>Start Frequency</b>	<b>Change</b>	<b>End Frequency</b>	<b>Confirm no trip</b>
<b>Positive Vector Shift</b>	49,5Hz	+50 degrees		No trip
<b>Negative Vector Shift</b>	50,5Hz	- 50 degrees		No trip
<b>Positive Frequency drift</b>	49,0Hz	+0,95Hz/sec	51,5Hz	No trip
<b>Negative Frequency drift</b>	51,0Hz	-0,95Hz/sec	47,5Hz	No trip

**Appendix 4 Type Verification Test Report**

Extract from test report according the Engineering Recommendation G83/2

Nr. PVUKL171108C05\_1

Power Quality. Harmonics.						
The requirement is specified in section 5.4.1, test procedure in Annex A or B 1.4.1						
Phase 1						
SSEG rating per phase (rpp)			STP6.0-3AV-40		NV=MV*3,68/rpp	
	At 45-55% of rated ouput 1,027kW		100% of rated output 1,995kW			
Harmonic	Measured Value (MV) in Amps	Normalised Value (NV) in Amps	Measured Value (MV) in Amps	Normalised Value (NV) in Amps	Limit in BS EN61000-3-2 in Amps	Higher limit for odd harmonics 21 and above
2nd	0,140	0,501	0,021	0,038	1,080	
3rd	0,469	1,681	0,059	0,108	2,300	
4th	0,193	0,690	0,049	0,090	0,430	
5th	0,087	0,310	0,016	0,030	1,140	
6th	0,078	0,278	0,033	0,061	0,300	
7th	0,059	0,211	0,014	0,026	0,770	
8th	0,036	0,129	0,027	0,051	0,230	
9th	0,059	0,212	0,024	0,044	0,400	
10th	0,023	0,081	0,019	0,035	0,184	
11th	0,092	0,329	0,149	0,274	0,330	
12th	0,020	0,072	0,024	0,044	0,153	
13th	0,041	0,145	0,064	0,117	0,210	
14th	0,016	0,056	0,014	0,026	0,131	
15th	0,025	0,090	0,025	0,046	0,150	
16th	0,015	0,052	0,015	0,028	0,115	
17th	0,032	0,114	0,037	0,067	0,132	
18th	0,013	0,047	0,011	0,020	0,102	
19th	0,030	0,108	0,044	0,080	0,118	
20th	0,010	0,035	0,010	0,019	0,092	
21th	0,015	0,054	0,015	0,028	0,107	0,160
22th	0,009	0,034	0,010	0,019	0,084	
23th	0,015	0,053	0,022	0,041	0,098	0,147
24th	0,008	0,027	0,008	0,014	0,077	
25th	0,016	0,056	0,016	0,029	0,090	0,135
26th	0,006	0,021	0,007	0,012	0,071	
27th	0,011	0,038	0,010	0,018	0,083	0,124
28th	0,006	0,020	0,007	0,012	0,066	
29th	0,008	0,029	0,015	0,028	0,078	0,117
30th	0,005	0,019	0,004	0,007	0,061	
31th	0,012	0,044	0,013	0,024	0,073	0,109
32th	0,005	0,017	0,005	0,008	0,058	
33th	0,007	0,025	0,006	0,010	0,068	0,102
34th	0,005	0,018	0,004	0,007	0,054	
35th	0,008	0,029	0,011	0,020	0,064	0,096
36th	0,005	0,018	0,005	0,008	0,051	
37th	0,008	0,027	0,017	0,032	0,061	0,091
38th	0,004	0,014	0,003	0,006	0,048	
39th	0,006	0,022	0,007	0,012	0,058	0,087
40th	0,004	0,014	0,004	0,008	0,046	

Note the higher limits for odd harmonics 21 and above are only allowable under certain conditions, if these higher limits are utilised please state the exemption used as detailed in part 6.2.3.4 of BS EN 61000-3-2 in the box below.

**Appendix 4 Type Verification Test Report**

Extract from test report according the Engineering Recommendation G83/2

Nr. PVUKL171108C05\_1

Power Quality. Harmonics.						
The requirement is specified in section 5.4.1, test procedure in Annex A or B 1.4.1						
Phase 2						
SSEG rating per phase (rpp)			STP6.0-3AV-40		NV=MV*3,68/rpp	
	At 45-55% of rated ouput 1,001kW		100% of rated output 1,998kW			
Harmonic	Measured Value (MV) in Amps	Normalised Value (NV) in Amps	Measured Value (MV) in Amps	Normalised Value (NV) in Amps	Limit in BS EN61000-3-2 in Amps	Higher limit for odd harmonics 21 and above
2nd	0,150	0,553	0,032	0,058	1,080	
3rd	0,468	1,722	0,063	0,116	2,300	
4th	0,184	0,678	0,050	0,092	0,430	
5th	0,086	0,317	0,015	0,027	1,140	
6th	0,089	0,328	0,028	0,052	0,300	
7th	0,049	0,179	0,014	0,026	0,770	
8th	0,040	0,146	0,029	0,054	0,230	
9th	0,047	0,172	0,017	0,031	0,400	
10th	0,021	0,076	0,020	0,038	0,184	
11th	0,106	0,391	0,162	0,299	0,330	
12th	0,017	0,063	0,020	0,036	0,153	
13th	0,056	0,206	0,085	0,156	0,210	
14th	0,013	0,049	0,011	0,020	0,131	
15th	0,027	0,099	0,020	0,037	0,150	
16th	0,010	0,035	0,007	0,013	0,115	
17th	0,024	0,089	0,044	0,081	0,132	
18th	0,011	0,039	0,007	0,013	0,102	
19th	0,027	0,097	0,053	0,098	0,118	
20th	0,008	0,029	0,008	0,015	0,092	
21th	0,015	0,054	0,012	0,022	0,107	0,160
22th	0,007	0,025	0,006	0,012	0,084	
23th	0,021	0,075	0,024	0,044	0,098	0,147
24th	0,006	0,022	0,005	0,009	0,077	
25th	0,012	0,044	0,006	0,011	0,090	0,135
26th	0,005	0,018	0,006	0,012	0,071	
27th	0,010	0,035	0,009	0,016	0,083	0,124
28th	0,005	0,020	0,007	0,013	0,066	
29th	0,010	0,036	0,013	0,024	0,078	0,117
30th	0,005	0,017	0,004	0,006	0,061	
31th	0,013	0,048	0,014	0,026	0,073	0,109
32th	0,005	0,017	0,003	0,006	0,058	
33th	0,008	0,031	0,004	0,008	0,068	0,102
34th	0,004	0,015	0,004	0,007	0,054	
35th	0,011	0,039	0,012	0,022	0,064	0,096
36th	0,004	0,013	0,003	0,005	0,051	
37th	0,006	0,021	0,016	0,030	0,061	0,091
38th	0,004	0,014	0,003	0,005	0,048	
39th	0,007	0,026	0,005	0,010	0,058	0,087
40th	0,003	0,011	0,003	0,005	0,046	

Note the higher limits for odd harmonics 21 and above are only allowable under certain conditions, if these higher limits are utilised please state the exemption used as detailed in part 6.2.3.4 of BS EN 61000-3-2 in the box below.

**Appendix 4 Type Verification Test Report**

Extract from test report according the Engineering Recommendation G83/2

Nr. PVUKL171108C05\_1

Power Quality. Harmonics.						
The requirement is specified in section 5.4.1, test procedure in Annex A or B 1.4.1						
Phase 3						
SSEG rating per phase (rpp)			STP6.0-3AV-40		NV=MV*3,68/rpp	
	At 45-55% of rated ouput 0,957kW		100% of rated output 1,994kW			
Harmonic	Measured Value (MV) in Amps	Normalised Value (NV) in Amps	Measured Value (MV) in Amps	Normalised Value (NV) in Amps	Limit in BS EN61000-3-2 in Amps	Higher limit for odd harmonics 21 and above
2nd	0,140	0,501	0,021	0,038	1,080	
3rd	0,469	1,681	0,059	0,108	2,300	
4th	0,193	0,690	0,049	0,090	0,430	
5th	0,087	0,310	0,016	0,030	1,140	
6th	0,078	0,278	0,033	0,061	0,300	
7th	0,059	0,211	0,014	0,026	0,770	
8th	0,036	0,129	0,027	0,051	0,230	
9th	0,059	0,212	0,024	0,044	0,400	
10th	0,023	0,081	0,019	0,035	0,184	
11th	0,092	0,329	0,149	0,274	0,330	
12th	0,020	0,072	0,024	0,044	0,153	
13th	0,041	0,145	0,064	0,117	0,210	
14th	0,016	0,056	0,014	0,026	0,131	
15th	0,025	0,090	0,025	0,046	0,150	
16th	0,015	0,052	0,015	0,028	0,115	
17th	0,032	0,114	0,037	0,067	0,132	
18th	0,013	0,047	0,011	0,020	0,102	
19th	0,030	0,108	0,044	0,080	0,118	
20th	0,010	0,035	0,010	0,019	0,092	
21th	0,015	0,054	0,015	0,028	0,107	0,160
22th	0,009	0,034	0,010	0,019	0,084	
23th	0,015	0,053	0,022	0,041	0,098	0,147
24th	0,008	0,027	0,008	0,014	0,077	
25th	0,016	0,056	0,016	0,029	0,090	0,135
26th	0,006	0,021	0,007	0,012	0,071	
27th	0,011	0,038	0,010	0,018	0,083	0,124
28th	0,006	0,020	0,007	0,012	0,066	
29th	0,008	0,029	0,015	0,028	0,078	0,117
30th	0,005	0,019	0,004	0,007	0,061	
31th	0,012	0,044	0,013	0,024	0,073	0,109
32th	0,005	0,017	0,005	0,008	0,058	
33th	0,007	0,025	0,006	0,010	0,068	0,102
34th	0,005	0,018	0,004	0,007	0,054	
35th	0,008	0,029	0,011	0,020	0,064	0,096
36th	0,005	0,018	0,005	0,008	0,051	
37th	0,008	0,027	0,017	0,032	0,061	0,091
38th	0,004	0,014	0,003	0,006	0,048	
39th	0,006	0,022	0,007	0,012	0,058	0,087
40th	0,004	0,014	0,004	0,008	0,046	

Note the higher limits for odd harmonics 21 and above are only allowable under certain conditions, if these higher limits are utilised please state the exemption used as detailed in part 6.2.3.4 of BS EN 61000-3-2 in the box below.



**Appendix 4 Type Verification Test Report**

Extract from test report according the Engineering Recommendation G83/2

Nr. PVUKL171108C05\_1

Power Quality. Power factor.				
The requirement is specified in section 5.6, test procedure in Annex A or B 1.4.2				
Test: STP6.0-3AV-40				
	216,2V	230V	253V	Measured at three voltage levels and at full output. Voltage to be maintained within $\pm 1.5\%$ of the stated level during the test.
Measured value	0,999 i	0,999 i	0,999 i	
Limit	>0,95	>0,95	>0,95	
Test: STP3.0-3AV-40				
	216,2V	230V	253V	Measured at three voltage levels and at full output. Voltage to be maintained within $\pm 1.5\%$ of the stated level during the test.
Measured value	0,999 i	0,999 i	0,999 i	
Limit	>0,95	>0,95	>0,95	

Power Quality. Voltage fluctuation and Flicker.								
The requirement is specified in section 5.4.2, test procedure in Annex A or B 1.4.3								
	Starting			Stopping			Running	
	dmax	dc	d(t)	dmax	dc	d(t)	Pst	Plt 2 hours
Measured values	0,126%	0,321%	0,3%	0,126%	0,321%	0,3%	0,05	0,04
Limits set under BS EN 61000-3-3	4%	3,3%	3,3% 500ms	4%	3,3%	3,3% 500ms	1,0	0,65

Power Quality. DC injection.			
Test level power	10%	55%	100%
Recorded value L1	-9mA	14mA	-18mA
Recorded value L2	-4mA	1mA	4mA
Recorded value L3	1mA	3mA	5mA
As % of rated AC current L1	0,10%	0,16%	-0,21%
As % of rated AC current L2	0,05%	0,01%	0,05%
As % of rated AC current L3	0,01%	0,03%	0,06%
Limit	0,25%	0,25%	0,25%

**Appendix 4 Type Verification Test Report**

Extract from test report according the Engineering Recommendation G83/2

Nr. PVUKL171108C05\_1

Fault level Contribution.					
The requirement is specified in section 5.7, test procedure in Annex A or B 1.4.6					
L1					
For a directly coupled SSEG			For a Inverter SSEG		
Parameter	Symbol	Value	Time after fault	Volts	Amps
Peak Short Circuit current	$I_p$	N/A	20ms	34,586	2,5603
Initial Value of aperiodic current	A	N/A	100ms	--	--
Initial symmetrical short-circuit current*	$I_k$	N/A	250ms	--	--
Decaying (aperiodic) component of short circuit current*	$i_{DC}$	N/A	500ms	--	--
Reactance/Resistance Ratio of source*	X/R	N/A	Time to trip	0,0081	In seconds
L2					
For a directly coupled SSEG			For a Inverter SSEG		
Parameter	Symbol	Value	Time after fault	Volts	Amps
Peak Short Circuit current	$I_p$	N/A	20ms	33,876	3,1947
Initial Value of aperiodic current	A	N/A	100ms	--	--
Initial symmetrical short-circuit current*	$I_k$	N/A	250ms	--	--
Decaying (aperiodic) component of short circuit current*	$i_{DC}$	N/A	500ms	--	--
Reactance/Resistance Ratio of source*	X/R	N/A	Time to trip	0,0072	In seconds
L3					
For a directly coupled SSEG			For a Inverter SSEG		
Parameter	Symbol	Value	Time after fault	Volts	Amps
Peak Short Circuit current	$I_p$	N/A	20ms	25,866	1,9754
Initial Value of aperiodic current	A	N/A	100ms	--	--
Initial symmetrical short-circuit current*	$I_k$	N/A	250ms	--	--
Decaying (aperiodic) component of short circuit current*	$i_{DC}$	N/A	500ms	--	--
Reactance/Resistance Ratio of source*	X/R	N/A	Time to trip	0,0073	In seconds

For rotating machines and linear piston machines the test should produce a 0s – 2s plot of the short circuit current as seen at the Generating Unit terminals.

\* Values for these parameters should be provided where the short circuit duration is sufficiently long to enable interpolation of the plot.

**Appendix 4 Type Verification Test Report**

Extract from test report according the Engineering Recommendation G83/2

Nr. PVUKL171108C05\_1

<b>Self Monitoring – Solid state switching.</b> <b>The requirement is specified in section 5.3.1, No specified test requirements.</b>	<b>N/A</b>
It has been verified that in the event of the solid state switching device failing to disconnect the SSEG, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0,5 seconds.	
Note. Unit do not provide solid state switching relays. In case the semiconductor bridge is switched off, then the voltage on the output drops to 0. In this case the relays on the output will also open.	